close
  • Dashboard
  • Resumes
  • Cover Letters
  • Resumes
    • Resumes
    • Resume Builder
    • Resume Examples
      • Resume Examples
      • Nursing
      • Customer Service
      • Education
      • Sales
      • Manager
      • View All
    • Resume Search
    • Resume Templates
      • Resume Templates
      • Microsoft Word
      • Professional
      • Modern
      • Traditional
      • Creative
      • View All
    • Resume Services
    • Resume Formats
      • Resume Formats
      • Chronological
      • Functional
      • Combination
    • Resume Review
    • How to Write a Resume
      • How to Write a Resume
      • Summary
      • Experience
      • Education
      • Skills
        • Skills
        • Hard Skills
        • Soft Skills
    • Resume Objectives
  • CV
    • CV
    • CV Examples
    • CV Formats
    • CV Templates
    • How to Write a CV
  • Cover Letters
    • Cover Letters
    • Cover Letter Builder
    • Cover Letter Examples
      • Cover Letter Examples
      • Customer Service
      • Marketing
      • Sales
      • Education
      • Accounting
      • View All
    • Cover Letter Services
    • Cover Letter Templates
    • Cover Letter Formats
    • How to Write a Cover Letter
  • Questions
  • Resources
  • About
    • About
    • Reviews
  • Contact
  • jane
    • Settings
    • Help & Support
    • Sign Out
  • Sign In
Member Login
  • LiveCareer
  • Resume Search
  • Principal Hardware Engineer
Please provide a type of job or location to search!
SEARCH

Principal Hardware Engineer Resume Example

Love this resume?Build Your Own Now
PRINCIPAL HARDWARE ENGINEER
Career Overview
Deliver quality robust designs with passion for customer satisfaction and project success Experienced design engineer contributing to the success of multiple high performance ASIC, SPARC microprocessor, FPGA and hardware systems. Knowledge of complete development cycle from conception and requirements including micro architecture, documentation, RTL implementation, verification, DFT, physical design, and timing closure as well as post silicon debug and sustaining. Strong team player, delivering high quality results with demonstrated success in multiple positions ranging from Member of Technical Staff (1 - 5) to Management. Work intensely, giving team member technical guidance, confidence, praise, and completing projects on schedule with winning success. SystemVerilog, Verilog & RTL Design SVAs and RTL Code Coverage Analysis Synthesis & Static Timing Analysis Management & Project Leadership UNIX, VNC, GVIM & Perl Scripting PCB Design & Schematic Capture Microarchitecture & Specification RTL Linting, Simulation & Waveform Writing Debugging Lab Bring Up, Debug & Validation Xilinx FPGAs & ISE Design Suite; Chipscope & Floorplanning
Work Experience
01/1989 to 01/2017
Bickford Senior Living
  • Assisted verification team in the validation of debug and transaction visibility functionality writing tests in the VMM verification framework.
  • ASIC implementation: maximum clock frequency of 1.2GHz, 28nm, and 61M gates.
  • Project PCIe Gen3 x8 - Microprocessor Integration: 2010 - 2011 Designed, as part of team, Gen3 x8 PCI Express Root Complex Data Management Unit Core, integrating onto SPARC T5, M5 and M6 processors.
  • Administered micro architecture, documentation, RTL implementation, and timing closure (28nm, 500 MHz) of the Interrupt Management Unit.
  • Project PCIe Gen2 x8 - Microprocessor Integration: 2008 - 2009 Executed Gen2 x8 PCI Express Root Complex Core Data Management Unit integrated onto SPARC T3 and T4 processors.
  • Created micro architecture, documentation, RTL implementation, and timing closure (40nm, 500 MHz) of multiple DMU units.
  • FPGA Projects involving RTL Design and Implementation, Board Debug, and Lab Validation: 2012: PCI Express Gen3 x8 Low Profile Endpoint Exerciser Card (Xilinx Virtex 6, 250 MHz).
  • PCI Express Gen2 x4 Low Profile Endpoint Exerciser Card (Xilinx Virtex 5, 250 MHz).
  • 2007: Prototype designed to accelerate Oracle RAC clustering software using PCI Express Gen2 x4 IP cores as the low level memory interconnect (Xilinx Virtex-II Pro, 250MHz).
01/1989 to Current
Principal Hardware EngineerCasa Systems - Greenwood , MA
  • Project PCI Express (PCIe) Gen4 x16 Root Complex Common IP: 2015 - Present Engineering team lead of PCIe Gen4 x16 Root Complex IP Core which manages flow of traffic between PCIe TLP packets and system memory.
  • The Data Management Unit (DMU) core Common IP designed to be integrated in both SPARC processor I/O, and for M-series SPARC processor companion I/O Hub ASIC.
  • Performed as project lead, scheduling, documenting, prioritizing and overseeing implementation of all new features, coordinating with cross-discipline engineering teams and upper management.
  • Collaborated with architecture, design and verification team members, doubling bandwidth throughput and reorganizing unit modules, improving latency by 30%+ from leveraged design.
  • Principle designer and owner of several (DMU) units incorporating multiple new I/O features, improving performance and enhancing system security.
  • Mentored and coached junior design and verification engineers, accelerating learning curve ramp time, and ensuring on schedule completion.
  • Physical implementation: 1.0 GHz, 16nm, 3.5M gates, 672Kb RAM.
  • Project PCIe Gen3 x16 Root Complex Hub ASIC: 2013 - 2014 Senior design team member of a PCIe Gen3 x16 Root Complex I/O Hub ASIC.
  • Developed and executed key complex unit, managing PCIe MSI/X and MSG transaction layer packets.
  • Performed the micro architecture, documentation, RTL implementation, timing closure (1.0 GHz), and validation of a next generation Interrupt Management Unit.
  • Worked with performance and SW teams creating internal visibility for in system measurements.
01/2006
Storage Technology EngineerCOMPUGRAPHIC CORPORATION / AGFA - Andover , STATE
  • PCI Express Gen1 x8 Low Profile Endpoint Exerciser Card (Xilinx Virtex 4, 125 MHz).
  • EARLIER CAREER HIGHLIGHTS 2004 - 2005: Cluster lead for PCIe Gen1 x8 Host Bridge I/O ASIC.
  • 115nm, 200 MHz, 4.3M gates 2000 - 2002: Engineering Manager - ASIC Derivate Product Group Managed 7 Direct Reports while Project Lead of Sun Microsystems 1st Second Source ASIC program 1998 - 1999: PCI Southbridge I/O ASIC Chip lead integrating Enet, 1394, USB and Ebus interfaces Served as the Sun Microsystems hardware representative on the 1394 (Firewire) Open Host Controller Interface (OHCI) Industry Standard Committee.
Education and Training
Bachelor of Science: Electrical EngineeringElectrical Engineering
BSEE: Computer ScienceNortheastern University - City, StateComputer Science
Skills
ASIC, clustering, hardware, Controller, Data Management, documentation, Engineering Manager, features, Hub, IP, team lead, managing, memory, Microprocessor, 2000, MSI, next, Oracle, PCI, processors, Project Lead, Express, RAM, scheduling, Sun Microsystems 1, Sun Microsystems, SPARC, USB, Validation
Additional Information
  • PATENTS Validating Message-Signaled Interrupts by Tracking Interrupt Vectors Assigned to Devices, US Patent No. 8,631,181, Jan 14, 2014
Build Your Own Now

DISCLAIMER

Resumes, and other information uploaded or provided by the user, are considered User Content governed by our Terms & Conditions. As such, it is not owned by us, and it is the user who retains ownership over such content.

How this resume score could be improved?

Many factors go into creating a strong resume. Here are a few tweaks that could improve the score of this resume:

56Fair
Resume Strength
  • Completeness
  • Formatting
  • Word choice
  • Strong summary
  • Clear contact info
  • Typos

Resume Overview

School Attended

  • Northeastern University

Job Titles Held:

  • Principal Hardware Engineer
  • Storage Technology Engineer

Degrees

  • Bachelor of Science : Electrical Engineering
    BSEE : Computer Science

Create a job alert for [job role title] at [location].

×

Advertisement

Similar Resumes

View All
Principal-Hardware-Engineer-resume-sample

Principal Hardware Engineer

Casa Systems

Atlanta , GA

Baseband-Architect-and-Hardware-Development-Engineer-resume-sample

Baseband Architect and Hardware Development Engineer

Mantech International Corporation

Kansas City , MO

Principal-Investigator/Project-Manager/Senior-Engineer/Corporate-Secretary-resume-sample

Principal Investigator/Project Manager/Senior Engineer/Corporate Secretary

Mantech International Corporation

Falls Church , VA

  • About Us
  • Privacy Policy
  • Terms of Use
  • Sitemap
  • Work Here
  • Contact Us
  • FAQs
  • Accessibility
  • EN
  • UK
  • ES
  • FR
  • IT
  • DE
  • NL
  • PT
  • PL
customerservice@livecareer.com
800-652-8430 Mon- Fri 8am - 8pm CST
Sat 8am - 5pm CST, Sun 10am - 6pm CST
  • Stay in touch with us
Site jabber winner award

© 2022, Bold Limited. All rights reserved.