FPGA Design Engineer Resume Example
Love this resume?Build Your Own Now
FPGA DESIGN ENGINEER
Summary
Electronics Engineer with 7 years of experience in RTL Design and System Verilog based Verification
Experience
FPGA Design Engineer02/2008 to 09/2008LeidosMarine Corps Base Kaneohe Bay , HI
- Worked on validation platform design for upcoming Intel processors as front end designer.
- Involved in analyzing and designing RTL modules for FPGA.
- Designed LCD/VFD protocols for board details display.
- Designed live bus frequency measuring and display module with 3 decimal of accuracy.
- Implementing designs on FPGAs using Xilinx ISE tool and checking the design at platform level with the use of TLA.
Bickford Senior Living
- Owned partition level Execution flow from Synthesis of RTL to Place and route and delivering layout database for mask manufacturing.
- Owned Formal verification of the design.
- Worked on fixing placement issues, routing issues, IR drop analysis, Post CTS FV, Timing violation fixes.
- Worked on VCS Design Compiler, Prime Time, VCS IC compiler, Conformal tools for the above tasks.
Education
Master of Science: Electrical and Electronics Engineering2008California State University SacramentoCity, StateElectrical and Electronics Engineering
Certifications
Verilog C C++ PERL Syatem Verilog OVM
Skills
basic, C, C++, Cadence, CA, database, LCD, designing, Engineer, features, functional, Intel, layout, PERL, Plan Development, Prime, processors, protocols, routing, scripts, Simulation, TCL, validation, Verilog
DISCLAIMER
Resumes, and other information uploaded or provided by the user, are considered User Content governed by our Terms & Conditions. As such, it is not owned by us, and it is the user who retains ownership over such content.
How this resume score could be improved?
Many factors go into creating a strong resume. Here are a few tweaks that could improve the score of this resume:
Resume Strength
- Completeness
- Word choice
- Length
- Measurable results
- Strong summary
- Typos
Resume Overview
School Attended
- California State University Sacramento
Job Titles Held:
- FPGA Design Engineer
Degrees
- Master of Science : Electrical and Electronics Engineering 2008
Similar Resumes
