Soc Platform Application Engineer resume example with 11+ years of experience

Jessica Claire
Montgomery Street, San Francisco, CA 94105 (555) 432-1000,
Professional Summary

A result-driven professional with over 10 years of experience designing, developing, testing and debugging optical telecommunication systems and customer enablement who is seeking a Full-Time Electrical Engineering position. A highly-reliable team player who has worked with customers and vendors in different geographical locations to deliver products on time and according to specifications.

Key Strengths:

  • Planning & Project Management
  • Strong Verbal and Written Communication
  • Skill System Design & Specification
  • Analysis & Troubleshooting
  • Functional & Performance Testing
  • Research & Development
  • Resource Estimates
  • Quality Assurance and Control
  • Installation and maintenance
  • Outstanding interpersonal skills
  • Collaborated with team of 5 in the definition of POR(Plan of Record) for the integrated Ethernet interface of the next generation XEON and atom SOC.
  • Awarded 3 Division Recognition Awards for enabling custom features that added $300M revenue for a released Atom SOC and powered design wins in a new market segment.
  • Contributed into an external release that had major advancement in the security of Intel Ethernet products.
  • Design tools: DX-Designer, Mentor Graphics, Cadence EDA tools
  • Circuit simulation tool: Hyperlynx
  • Test equipment: High-speed oscilloscope, Communication signal analyzers, Lauterbach debug probe, PCIE analyzer, N2X, IXIA, calnex paragon, traffic generators, T1 test set
  • Testing and certification tools: Mercury Quality Center, Sparta, Wire Shark, HP ALM
  • User Interface protocols: SNMP, T1, TCP/IP, DHCP, PPP, PPPoE, IGMP. Windows 98/2000/2003/XP/Vista/8, Mac OS, NI labview & Linux
  • Networking: LAN/WAN, Fiber optic cable, switches
  • Networking Protocols: XAUI, Serdes, KR, KX, SFI, PCIe, BASE-T, 10/25/40/50/100G Ethernet, MAC/PHY archicture
  • Network management tools: MIB browsers, terminal emulation packages
  • Working Knowledge of network devices such as Adtran switches & routers
  • Experienced in working with general office applications such as MS Word, Excel, Access, Power Point, Outlook, Live/Net meeting, Adobe Acrobat, PDF, Zoom, MS teams
  • Internet programs: Microsoft Internet Explorer, Mozilla Firefox, Chrome
  • Databases: Microsoft Access 2000, logic works 5 digital simulator
  • Programming languages: MIPS assembly language, VHDL, C++
  • Training: Xilinx Vivado FPGA tools
Work History
05/2016 to Current SOC Platform Application Engineer Caci International Inc. | Irvine, CA,

· Product lead working with cross-functional teams to deliver functional IP block.

· Triage, reproduce, debug, root cause and deliver solutions for customer issues at the platform level related to IP on Intel Xeon/Atom-based SOCs.

· Participate in new products development and provide insight on customer use case that would increase the value of the product.

· Review customer designs and provide design-in guidance.

· Engage in customer design enablement on SOC platforms.

· Develop design guides, application notes, datasheets and other supporting technical collateral.

· Presenting in big group multidisciplinary forums and lead issues resolution forums.

· Enable customers customization request in order to enable design wins.

11/2015 to 05/2016 SOC Silicon Application Engineer Osram Licht Ag | Mercerville, NJ,

· Schematics and layout review on Intel SOC customer designs.

· Debugging board level functionality issues on high speed lanes and low speed signals of the Ethernet Interface.

· Partner with SOC platform customer support team members for efficient, coordinated issue resolution.

· Communicate with SOC partners and customers to articulate issue status, next steps, and engagement needed.

06/2011 to 10/2015 Hardware Design Engineer ADTRAN Inc | City, STATE,
  • Collaborate with Software, Mechanical and Manufacturing Engineers to define system architecture, design schematics, BOMs, prototypes, and test and validation.
  • Provide technical support to designers, marketing and sales departments, suppliers, engineers and other team members throughout the product development and implementation process.
  • Test and verify hardware and support peripherals to ensure that they meet specifications and requirements, by recording and analyzing test data.
  • Write detailed technical product specification based on marketing requirement documentations.
  • Designed and build the schematics for the next generation 100G Ethernet Transport Switch (ETOS-100) that is used to terminate 10G rings and deliver Nx10G uplinks to mobile operators' routers.
  • Build a prototype of the BroadR-reach technology based UBE Media Converter.
  • Created and performed design verification testing of passive optical modules.
  • Analyzed PCB layout and optimized to maximize signal integrity.
  • Upgraded the software stack on the entire Adtran TA5000 platform.
02/2010 to 05/2011 Engineering Intern ADTRAN Inc | City, STATE,
  • Created and maintained accurate test cases and test procedure documentation.
  • Developed and deployed scripts to automate test applications and test systems.
  • Performed E2E Device Verification Testing (DVT), system level functional testing and temperature testing and of new products such as Ethernet cards and DS1 cards.
  • Performed root cause analysis of re-creation results using CLI debug output and worked closely with other engineers.
Expected in MASTERS OF SCIENCE | ELECTRICAL ENGINEERING Arizona State University, Tempe, Arizona GPA:
Communication and signal processing
Expected in BACHELOR OF SCIENCE | ELECTRICAL ENGINEERING Arizona State University, Tempe, Arizona GPA:
GPA: 3.57, Circuit design, communication and signal processing
  • Obama Scholar Mentor: Mentoring incoming freshman

By clicking Customize This Resume, you agree to our Terms of Use and Privacy Policy

Your data is safe with us

Any information uploaded, such as a resume, or input by the user is owned solely by the user, not LiveCareer. For further information, please visit our Terms of Use.

Resume Overview

School Attended

  • Arizona State University
  • Arizona State University

Job Titles Held:

  • SOC Platform Application Engineer
  • SOC Silicon Application Engineer
  • Hardware Design Engineer
  • Engineering Intern



By clicking Customize This Resume, you agree to our Terms of Use and Privacy Policy

*As seen in:As seen in: