5 years of experience in Functional Verification.
Strong knowledge on design and verification languages -- Verilog and System Verilog.
5 years of experience on UVM verification methodology.
Resumes, and other information uploaded or provided by the user, are considered User Content governed by our Terms & Conditions. As such, it is not owned by us, and it is the user who retains ownership over such content.
Many factors go into creating a strong resume. Here are a few tweaks that could improve the score of this resume:
Job Titles Held: