close
  • Dashboard
  • Resumes
  • Cover Letters
  • Resumes
    • Resumes
    • Resume Builder
    • Resume Examples
      • Resume Examples
      • Nursing
      • Customer Service
      • Education
      • Sales
      • Manager
      • View All
    • Resume Search
    • Resume Templates
      • Resume Templates
      • Microsoft Word
      • Professional
      • Modern
      • Traditional
      • Creative
      • View All
    • Resume Services
    • Resume Formats
      • Resume Formats
      • Chronological
      • Functional
      • Combination
    • Resume Review
    • How to Write a Resume
      • How to Write a Resume
      • Summary
      • Experience
      • Education
      • Skills
        • Skills
        • Hard Skills
        • Soft Skills
    • Resume Objectives
  • CV
    • CV
    • CV Examples
    • CV Formats
    • CV Templates
    • How to Write a CV
  • Cover Letters
    • Cover Letters
    • Cover Letter Builder
    • Cover Letter Examples
      • Cover Letter Examples
      • Customer Service
      • Marketing
      • Sales
      • Education
      • Accounting
      • View All
    • Cover Letter Services
    • Cover Letter Templates
    • Cover Letter Formats
    • How to Write a Cover Letter
  • Questions
  • Resources
  • About
    • About
    • Reviews
  • Contact
  • jane
    • Settings
    • Help & Support
    • Sign Out
  • Sign In
Member Login
  • LiveCareer
  • Resume Search
  • SOC Design Engineer
Please provide a type of job or location to search!
SEARCH

SOC Design Engineer Resume Example

Love this resume?Build Your Own Now
SOC DESIGN ENGINEER
Experience
SOC Design Engineer
April 2011 to Current
Intel Corp. - Boulder , CO
  • Block level design, floor-planning, synthesis, place & route, static timing analysis for: Ivytown Xeon Server (1.35GHz, 22nm): CSI (500K) Skylake Xeon Server (2.38GHz, 14nm): MC Egress (400K), three DFT blocks (200K) CannonLake Xeon Server (2.52GHz, 10nm): MC Ingress (400K) Responsible for RLS PV convergence including timing, power, quality, noise, RV, FEV and ISS.
  • Implemented complex logic ECOs for various steppings, including metal-only/FIB edits.
  • Owned timing, noise and RV convergence for the MC subsystem.
  • Coded pipeline stages for MC power management logic.
  • Proposed RTL fixes to enable PV convergence.
  • Wrote perl scripts for data mining and tcl scripts for automating physical design edits.
  • Worked closely with RTL Owners, DAs and MDs across time zones.
  • Mentored an Intern and Recent College Graduate.
Physical Design Engineer
November 2008 to April 2011
Intel Corp. - Fort Collins , CO
  • Section layout owner and RLS Block Owner for XTM (External Tracking and Memory Arbitration) section (Westmere and Haswell Client).
  • Developed an efficient floorplan and routing topology in XTM comprising of 16 RLS and Datapath blocks, based on block connectivity and dimensions.
  • Created ~3500 section edge pins for interface nets crossing 5 neighboring sections.
  • Defined and solidified port placements for ~8000 internal signals across 16 blocks by negotiating with the block DEs.
  • Used an FC Interconnect tool to identify and fix routes failing slope and delay checks.
  • Delivered a high quality section layout for tape in, ahead of time.
  • As part of the FC Integration team, worked on FC Repeater Break, DFM and ISS.
  • Performed DC (timing), ICC (Place and Route tool), FEV convergence, power analysis, quality checks and final manual layout cleanup on an RLS block in XTM.
Graduate Technical Intern
June 2007 to December 2007
Intel Corp. - San Diego , CA
  • Performed transistor aging simulations on 12 Bonnell blocks using Agingsim tool for the analysis of transistor degradation and impact on block performance.
  • Conducted standard cell library checks, analyzed validation reports, performed characterization for standard cells, ran simulations in Presto for timing/power measurements.
  • Tools/Applications: Design Compiler, IC Compiler (Place&Route), Galaxy, Parade, Genesys, Safran Operating Systems: Windows, UNIX Languages: PERL, TCL Designed a complete 4Kb one-port SRAM memory bank (schematic and layout) using MOSIS 0.25um process technology.
  • A standard regenerative sense amplifier was used.
  • Designed the out-of-order microprocessor issue logic using a CAM-RAM cell approach and compacting queue update logic in a MOSIS 0.25um process technology.
  • The logic is used to issue a maximum of 4 instructions every clock cycle based on the output of an arbiter which makes available the instructions independent of any possible RAW hazards and issues the oldest four among them.
  • Designed a low power Multi-bit Viterbi Decoder using MOSIS 0.25um process technology.
  • Performed power and timing measurements on the schematic and extracted netlist.
Education
Master of Science : October 2008Arizona State UniversityGPA: GPA: 3.54/4.00GPA: 3.54/4.00
Bachelors : May 2006Anna UniversityGPA: GPA: 8.7/10GPA: 8.7/10
Skills
approach, Arbitration, Client, DAs, data mining, DC, DFT, dimensions, edge, Genesys, layout, logic, memory, microprocessor, Windows, negotiating, Operating Systems, PERL, quality, RAM, routing, scripts, TCL, UNIX, validation
Build Your Own Now

DISCLAIMER

Resumes, and other information uploaded or provided by the user, are considered User Content governed by our Terms & Conditions. As such, it is not owned by us, and it is the user who retains ownership over such content.

How this resume score could be improved?

Many factors go into creating a strong resume. Here are a few tweaks that could improve the score of this resume:

54Fair
Resume Strength
  • Completeness
  • Word choice
  • Strong summary
  • Typos

Resume Overview

School Attended

  • Arizona State University
  • Anna University

Job Titles Held:

  • SOC Design Engineer
  • Physical Design Engineer
  • Graduate Technical Intern

Degrees

  • Master of Science : October 2008
    Bachelors : May 2006

Create a job alert for [job role title] at [location].

×

Advertisement

Similar Resumes

View All
SOC-Design-Engineer-resume-sample

SOC Design Engineer

Intel Corp.

San Jose , CA

SOC-Platform-Application-Engineer-resume-sample

SOC Platform Application Engineer

Caci International Inc.

Irvine , CA

DRAM-Product-Engineer-resume-sample

DRAM Product Engineer

Micron Technology, Inc.

Minneapolis , MN

  • About Us
  • Privacy Policy
  • Terms of Use
  • Sitemap
  • Work Here
  • Contact Us
  • FAQs
  • Accessibility
  • EN
  • UK
  • ES
  • FR
  • IT
  • DE
  • NL
  • PT
  • PL
customerservice@livecareer.com
800-652-8430 Mon- Fri 8am - 8pm CST
Sat 8am - 5pm CST, Sun 10am - 6pm CST
  • Stay in touch with us
Site jabber winner award

© 2022, Bold Limited. All rights reserved.