C/C++, VHDL, Embd C, Verilog, Python Designing Tool: Cadence, LVS, DRC, Hspice, LabVIEW, MATLAB, Xilinx ISE, Vivado, ModelSim, ARM Data structures, OS, MS Office
|ASIC, FPGA, VLSI floor-planning, STA, Clock tree synthesis(CTS), Clock Domain Crossing(CDC) Power analysis, Physical & RTL design, Cache design, Advance pipelining, Multicore processors, CPU/micro-architecture, SoC, SRAM, Layout, CMOS, Logic design|
Resumes, and other information uploaded or provided by the user, are considered User Content governed by our Terms & Conditions. As such, it is not owned by us, and it is the user who retains ownership over such content.
Job Titles Held: